Welcome to Hong Kong Zhongxin Microelectronics Co., Ltd. official website!
Support hotline:0755-23359557 中文 | English
CHIP|
Your current location:Home >CHIP > Toshiba
CHIP
CONTACT
Address: Room 506, No. 230 Xixiang Avenue, Bao\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\'an District, Shenzhen
Tel: 0755-23359557
15013713572(微信同号)
Fax: 0755-23504001
E-mail: hp_zheng@xgzxwdz.com
Zip Code: 518034

TC358870XBG

TC358870XBG

功能:TC358870XBG是一颗将HDMI 信号转换成dual port DSI+Audio的芯片,最高分辨率支持到4K

产品特征:

HDMI接口

● HDMI-RX Interface

HDMI 1.4b

- Video Formats Support (Up to 4K×2K / 30fps),maximum 24 bps (bit-per-pixel) no deep color support

RGB, YCbCr444: 24-bpp

YCbCr422: 24-bpp- Color Conversion

4:2:2 to 4:4:4 is supported

4:4:4: to 4:2:2 is supported

RGB888 to YCbCr (4:4:4 / 4:2:2) is supported

YCbCr (4:4:4 / 4:2:2) to RGB888/666 is supported

Note: for RGB666 (R=R[5:0],2'b00,G=G[5:0],2'b00, B=G[5:0],2'b00)

- Maximum HDMI clock speed: 297 MHz

- Audio Supports

Internal Audio PLL to track N/CTS value transmitted by the ACR packet.

- 3D Support

- Support HDCP1.4 decryptions

MIPI接口:

Dual links DSI (DSI0 and DSI1), each link supports 4 data lanes @1 Gbps/ data lane

- DSI0 carries the left half data of HDMI Rx video stream and DSI1 carries the right one at the

default configuration.

- Left or right data can be assigned/programmed to

either DSI Tx link

- The maximum length of each half is limited to2048-pixel plus up to full length overlap, DSI0

data length could be different from that of DSI1's

- The maximum Hsync skew between DSI0 and

DSI1 can be less than 10 ByteClk

Single link DSI, maximum horizontal pixel width

- 2558 pixels (24-bit per pixel)

- 3411 pixels (16-bit per pixel)

Supports video data formats

- RGB666, RGB888, YCbCr444, YCbCr 422

16-bit and YCbCr 422 24-bit

- YCbCr inputs can be converted into RGB before outputting

初始化接口:

Support for normal (100 kHz), fast mode (400 kHz) and ultrafast mode (2 MHz)

Slave Mode

- To be used by an external Master to configure all

TC358870XBG internal registers, including

EDID_SRAM and panel control

- Support 2 I 2 C Slave Addresses (0x0F & 0x1F)

selected through boot-strap pin (INT)

供电:

Core: 1.15V

MIPI D-PHY: 1.2V

I/O: 1.8V, 3.3V

HDMI: 3.3V

APLL: 3.3V

功耗:

1920×1080 @60 fps: 420 mW (Dual D-PHY link)

2560×1600 @60 fps: 504 mW (Dual D-PHY link)

3840×2160 @30 fps: 520 mW (Dual D-PHY link)

封装:BGA80

Related search
Contact information
Address: Room 506, No. 230 Xixiang Avenue, Bao\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\'an District, Shenzhen
Tel: 0755-23359557
15013713572(微信同号)
Fax: 0755-23504001
E-mail: hp_zheng@xgzxwdz.com
Zip Code: 518034

Sina